

Data sheet acquired from Harris Semiconductor

CMOS Presettable **Divide-By-'N' Counter**

High-Voltage Types (20-Volt Rating)

■ CD4018B types consist of 5 Johnson-Counter stages, buffered Q outputs from each stage, and counter preset control gating. CLOCK, RESET, DATA, PRESET ENABLE, and 5 individual JAM inputs are provided. Divide by 10, 8, 6, 4, or 2 counter configurations can be implemented by feeding the $\overline{Q}5$, $\overline{Q}4$, $\overline{Q}3$, $\overline{Q}2$, $\overline{Q}1$ signals, respectively, back to the DATA input. Divide-by-9, 7, 5; or 3 counter configurations can be implemented by the use of a CD4011B to gate the feedback connection to the DATA input. Divide-by functions greater than 10 can be achieved by use of multiple CD4018B units. The counter is advanced one count at the positive clocksignal transition. Schmitt Trigger action on the clock line permits unlimited clock rise and fall times. A high RESET signal clears the counter to an all-zero condition. A high PRESET-ENABLE signal allows information on the JAM inputs to preset the counter. Anti-lock gating is provided to assure the proper counting sequence.

The CD4018B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).


CD4018B Types

Features:

- Medium speed operation 10 MHz (typ.) at $V_{DD} - V_{SS} = 10 \text{ V}$
- Fully static operation
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full packagetemperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V range) =


■ Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'



Applications:

- Fixed and programmable divide-by-10, 9, 8, 7, 6, 5, 4, 3, 2 counters
- Fixed and programmable counters greater than 10
- Programmable decade counters
- Divide-by-"N" counters/frequency synthesizers
- Frequency division
- Counter control/timers

TERMINAL DIAGRAM Top View



MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal)-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS-0.5V to Vpp +0.5V POWER DISSIPATION PER PACKAGE (PD): For T_A = +100°C to +125°C...... Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (T_A)-55°C to +125°C STORAGE TEMPERATURE RANGE (Tstq).....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC		V _{DD}	Min.	Max.	UNITS
Supply Voltage Range (at T _A = F Temperature Range)		3	18	v	
Clock Input Frequency,	^f CL	5 10 15	-	3 7 8.5	MHz
Clock Pulse Width,	tw	5 10 15	160 70 50	- -	ns
Clock Rise & Fall Time,	t _r CL,t _f CL	5 10 15	Unlimited		μs
Data Input Set-Up Time,	^t S	5 10 15	40 12 16	_ _ _	ns
Data Input Hold Time,	t _H	5 10 15	140 80 60	- 	ns
Preset or Reset Pulse Width,	t _W	5 10 15	160 70 50	_ _	ns
Preset or Reset Removal Time		5 10 15	160 60 40	- - -	ns




Fig. 1 - Logic diagram.




Fig. 2 - Detail of a typical stage.

CD4018B Types

CTA	TIO	61	FOTDIOAL	OHADA	OTEDIOTIOS
SIM		CL	.EU I NIUAL	CHARA	CTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							A C
v _o		VIN	V _{DD}					+25			s
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	5	5	150	150		0.04	5	
	-	0,10	10	10	10	300	300		0.04	10	μΑ
Current,		0,15	15	20	20	600	600		0.04	20	
- OD		0,20	20	100	100	3000	3000	_	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	П
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mΑ
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
TOH WITH	13.5	0,15	15	-4.2	4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5	0.05					0	0.05	
Low-Level,	_	0,10	10	0.05				1	0	0.05	
V _{OL} Max.		0,15	15	0.05					0	0.05	
Output		0,5	5	4.95				4.95	5	-	
Voltage: High-Level,	_	0,10	10	9.95				9.95	10	_	
V _{OH} Min.		0,15	15	14.95				14.95	15	-	
Input Low Voltage VIL Max.	0.5,4.5	-	5	1.5						1.5	
	1,9		10	3				_		3	1
	1.5,13.5	_	15	4					_	4	
Input High Voltage, VIH Min.	0.5,4.5	-	5	3.5 3.				3.5	_	_	
	1,9	_	10	7			7	_	_		
	1.5,13.5	_	15			11		11	-	_	
Input Current I _{IN} Max.	_	0,18	18	±0.1	±0.1	. ±1	±1	_	±10 ⁻⁵	±0.1	μΑ




Fig. 3 — Typical output low (sink) current characteristics.




Fig. 4 — Minimum output low (sink) current characteristics.




Fig. 5 — Typical output high (source) current characteristics.




Fig. 6 – Minimum output high (source) current characteristics.




Fig. / — Typical transition time as a function of load capacitance.




Fig. 8 — Typical propagation delay time as a function of load capacitance (CLOCK to Q).

CD4018B Types

DYNAMIC ELECTRICAL CHARATERISTICS at T_A = 25°C, Input t_r,t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

CHARACTERISTIC	TEST CONDITIONS		LIMITS			UNITS
		V _{DD} (V)	Min.	Тур.	Max.	1
CLOCKED OPERATION				•		
Brancation Dalou Times		. 5	_	200	400	
Propagation Delay Time;	1 × 13	10		90	180	ns
tPLH, tPHL		15	_	65	130	
Transition Time;		5	_	100	200	
·		10		50	100	ns
tTHL,tTLH		15	_	40	80]
Maximum Clock Input		5	3	6	_	
Frequency, f _{CL}		10	7	14		MHz
r reducincy, ICL		15	8.5	17	_	1
Minimum Olevala Dalay Milate		5	_	80	160	ns
Minimum Clock Pulse Width,		10	_	35	70	
tw		15	-	25	50	1
0 5 5		5				1
Clock Rise & Fall Time;		10 .	1	μs		
t _r CL,t _f CL		15	1			
Minimum Data Input Set-Up		5	-	20	40	ns
Time. t _S		10		6	12	
11110.		15	_	3	6	
Minimum Data (pout Hold		5	_	70	140	ns
Minimum Data Input Hold Time, tu		10	_	40	80	
Time, t _H		15		30	60	
Average Input Capacitance, C ₁	Any Input			5	7.5	pF
PRESET* OR RESET OPERATI	ON					
Propagation Delay Time;		5	_	275	550	ns
Preset or Reset to Q		10	_	125	250	
tPLH, tPHL		15	_	90	180	
Minimum Preset or Reset		5		80	160	ns
Pulse Width,		10	_	35	70	
tw		15	_	25	50	
Minimum Preset or Reset		5	_	80	160	
Removal Time		10	_	30	60	ns
1		15	_	20	40	1

^{*} At PRESET ENABLE or JAM Inputs.




Fig. 12-Input voltage test circuit.




Fig. 13-Input current test circuit.




Fig. 9 — Typical propagation delay time as a function of load capacitance (RESET to Q).




Fig. 10 — Typical dynamic power dissipation as a function of clock input frequency.




Fig. 11 — Quiescent device current test circuit.




Fig. 14 - Dynamic power dissipation test circuit.





Fig. 15 — Timing diagram.



Chip dimensions and pad layout for CD4018B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).




Fig. 16 — External connections for divide by 10, 9, 8, 7, 5, 4, 3, 2 operation.




Fig. 17 — Example of divide by 7.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.